

Offloading Computeintensive Tasks to FPGAs in the Datacenter

Zsolt István

IMDEA Software Institute, Madrid

zsolt.istvan@imdea.org

History Lesson



Year

Based on a plot layout by K. Rupp. Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten; 2010-2015 by K. Rupp. Data growth estimate by C. Maxfield.

FPGAs as a middle ground



FPGAs in Research and Datacenter



Field Programmable Gate Array (FPGA)

- Free choice of architecture
- Fine-grained pipelining, communication, distributed memory
- Tradeoff: all "code" occupies chip space
- Running in the 100-600MHz range
- <25W power consumption</p>

Integration Options



In the Cloud Today

- Accelerator
 - Amazon F1
 - For compute-intensive tasks
- In data path
 - Microsoft Catapult
 - For reducing data movement

CPU

Socket1



- **Co-processor**
 - Intel Xeon+FPGA
 - For compute tasks

Programming FPGAs

Challenge: adapting algorithms to the parallelism of the FPGA



- Coding: Hardware definition languages, high level languages
- Synthesis: Produce a logic-gate level representation (any FPGA)
- Place & route: Circuit that gets mapped onto specific FPGA

From code to circuit

- All code is turned into registers and gates mapped to logic blocks
- Organize into modules $-f_{module}$ (inputs) \rightarrow outputs
- Programming in HDL Execution *synchronous* to a clock (Verilog, VHDL): low level of abstraction, but full control Fmax depends on "most expensive" b а t=1С step Loop forever: if (a==b) then Fmax = 100MHz+2 $d \leq c+1$ +1 Latency = 1 cycleelse $d \leq c+2$ t=2 end if d

From code to circuit

- All code is turned into registers and gates mapped to logic blocks
- Organize into modules $-f_{module}(inputs) \rightarrow outputs$
- Execution *synchronous* to a clock



9

Two examples

- Regular expression matching:
 - Constant throughput regardless of the expression
- K-means:
 - Flexible use of resources (throughput / exploration)

Regular Expressions in Data Analytics

- Regular expression \rightarrow search pattern in text
 - Address in Cluj: Cluj ((|-) Napoca)?
- Filter rows in databases (map to regex)

SELECT ... FROM customer WHERE age<35 AND purchases>2 AND address LIKE "%Cluj%Napoca%"

Feature engineering in machine learning pipelines



Regular Expression Matching – Challenges

Compute intensive & Performance depends on complexity



Finite State Automaton

a.*(b|c)d

- NFA vs. DFA
 - Nondeterministic Multiple states active at the same time (more compute per input character)

а

S0

 Deterministic – State "explosion" (large footprint of state machine in memory)



Implementing NFAs

- CPUs turn NFAs into iterative instructions
- FPGAs good with NFAs
 - Typically in networking scenarios (SNORT rules, etc.)
 - The automaton can be compiled to actual circuitry \rightarrow no flexibility!





Towards a Parameterizable Design

- Deconstruct the NFA:
 - Characters



Pipelined and parameterized design



Pipelined and parameterized design



Pipelined and parameterized design



Pipelined design turns the problem into bandwidth-bound regardless of complexity

Skeleton of an NFA

 To be able to implement any expression we need the equivalent of a fully connected graph



- Resources limited on the FPGA
 - All "code" occupies space.
- Find a way to compress NFAs
 - Less states & Less character matchers?

Decoupling Characters from States



•Linear resource cost for "Tokens" •Much smaller fully connected graph for "States"

Data parallel execution –a "Regex Processor"

- One Regex Engine can process 1B/cycle
- Split input across multiple units in parallel
 - No overhead in on-chip communication



Scale the design to desired bandwidth



Can use chip-space to add other types of computation

From expression to execution



Deployment of FPGAs

 As an accelerator card – high latency, far from main memory



- Amazon EC2, Microsoft Catapult (>1M devices deployed)
- As a co-processor low latency, high bandwidth
 - Intel Xeon+FPGA machines



Changing the execution model pays off

	Pattern	Complexity	Use case
P_1	'P\.O\. Box'	low	DB
P_2	'Next.*Day.*Shipping'	medium	DB
P_3	'a(REQIMG RVWCFG)b'	medium	Snort
P_4	'Max-dotdot[n]*[0-9]{3,}'	medium	Snort
P_5	$(P . O . Box PB).*(87[0-9]{4})'$	high	DB
P_6	'SITE[$t\r\n\v\f]$ +NEWER'	high	Snort

HW throughput: 5GB/s for all patterns

(limited by communication to memory)

CPU used: Intel Xeon E5-2680v2 HW used: Intel Xeon+FPGA 1st Gen



- Software can be competitive, but needs many cores
- Throughput not dependent on complexity
- Matching can be combined with other processing on FPGA

K-means – Algorithm

- Goal: partition unlabeled data into several clusters, where the number of clusters is the "k" in the k-means.
- Two steps in each iteration:
 - Assignment: assign data points to closet centroid according to distance metric
 - Centroid update: the centroids are recalculated by averaging all the data points within each cluster
- Long process if the data set and number of iterations are large



Design – Execution Walk-Through

- Receives K-Means parameters
- Petch the initial centroids and the data
- Calculates the distance between a data point and all the centroids and assign it to closest centroid
- Accumulates data points per cluster and counts how many data points are assigned to each cluster

27

- 6 Collect partial results from each pipeline
- 6 Division for updating new centroid
 - Writes back the final results



Zhenhao He, David Sidler, Zsolt István, Gustavo Alonso: A Flexible K-Means Operator for Hybrid Databases. FPL 2018

Uses of Parallelism

- K-Means algorithm
 - FPGA outperforms several cores of the CPU
 - Can use parallelism in two ways cover more queries

Need to determine K (Elbow method)



K is krFig. 5: Evaluation of multiple k, both sequentially and con-Cent knccurrently on software and concurrently in hardware

Closing Remarks

- Specialized hardware allows breaking traditional tradeoffs
 - Convert from compute-bound to bandwidth-bound
 - Adding a "spatial element" to the design tradeoffs
- Looking ahead: Datacenters are becoming more heterogenous
 - Need to think about how we split functionality across processor types
 - Programming non-CPU devices

We're hiring at IMDEA Software! If you are looking for an internship or PhD position, contact me!

zsolt.istvan@imdea.org