ТИП

Make the Most out of Your SIMD Investments: Counter Control Flow Divergence in Compiled Query Pipelines

Harald Lang, Andreas Kipf, Linnea Passing, Peter Boncz, Thomas Neumann, Alfons Kemper

DaMoN'18, June 11, 2018, Houston, TX, USA





Motivation



Motivation



Motivation



Motivation (cont'd)

Control-flow graph:



SIMD lane utilization:





Contributions

1) Algorithms for AVX-512 SIMD to "refill" the gaps.

2) Strategies for integration with compiled query pipelines.



Algorithms to refill idle SIMD lanes

Refill Algorithms for idle SIMD Lanes

- Basic building blocks to counter underutilization
 - enabled by AVX-512 instruction set
 - possible with pre-AVX-512 architectures, but not efficient
- Copy new elements to idle SIMD lanes
 - at random positions
 - without altering/modifying active lanes.

act	ive	ele	em	ent	s n	าลร	k
1	1	1	1	1	1	1	1

vector	regis	ter					
0	1	2	3	4	5	6	7











read position







act	Ive	ele	em	ent	s n	าลร	K
1	1	1	0	1	0	1	1

vecto	r regis	ter					
0	1	2	8	4	9	6	7



act	ive	ele	em	ent	s n	าลร	k
1	1	1	1	1	1	1	1

vecto	r regis	ter					
0	1	2	8	4	9	6	7



Refill Algorithms for idle SIMD Lanes

- Many different flavors, e.g.
 - copy from memory to vector registers (as shown)
 - copy **between vector registers** (more involved)
- Implementations details
 - in the paper
 - on GitHub: https://github.com/harald-lang/simd_divergence
 - in today's **poster session**: 3:30 pm 4 pm



Strategies for integrating refills with compiled query pipelines.







If lane utilization falls below threshold, the **control flow is returned to the pipeline source** (e.g., table scan)





Active elements remain in vector registers.



Active elements remain in vector registers.

Lanes must be **protected** from being modified.









- Lane protection requires just a bit of bookkeeping
- Drawback: Inherently causes underutilization between the source and the operator that bailed out.
 - \rightarrow more costly, the longer the pipeline is
- Should only be used "close" to the pipeline source.

Partial Consume Strategy











All SIMD lanes are empty when the control flow returns

Consume Everything Strategy



Mixed Strategy

- Both strategies can be applied within the same pipeline (**Mixed** strategy)
 - **Partial Consume** with lane protection should be used in operators close to the pipeline source,
 - **Consume Everything** with buffering, otherwise.

Evaluation – (approx.) point-polygon join

- Polygons: NYC boroughs, neighborhoods, census blocks, and manhattan (combines census blocks and neighborhood polys)
- **Points**: Random (uniformly distributed within the bounding box)
- Hardware:
 - Intel Knights Landing (Phi 7210)
 - Intel Skylake-X (i9-7900X)



Evaluation – (cont'd)

Workload: Manhattan polygons, 15 meter precision

System	Performance Baseline (AVX-512)
Knights Landing Phi 7210	3559 Mtps
Skylake-X i9-7900X	910 Mtps

Evaluation – (cont'd)

Workload: Manhattan polygons, 15 meter precision

System	Performance Baseline (AVX-512)	Improvement
Knights Landing Phi 7210	3559 Mtps	+ 20 %
Skylake-X i9-7900X	910 Mtps	+ 35 %

Conclusions

- Control flow divergence wastes precious CPU resources
- Refilling empty SIMD lanes is important (and efficient since AVX-512)
- Integrates well with compiled query pipelines
 - use **Partial Consume with lane protection** in the very first operators (close to the pipeline source)
- and apply Consume Everything with buffering otherwise. In particular, when traversing irregular pointer based data structures.



Thank You!

Q & A

Harald Lang (TUM)

52