Programming Fully Disaggregated Systems

Christoph Anneser  Lukas Vogel  Ferdinand Gruber
Maximilian Bandle  Jana Giceva
Technical University of Munich
firstname.lastname@in.tum.de

Abstract
With full resource disaggregation on the horizon, it is unclear what the most suitable programming model is that enables dataflow developers to fully harvest the potential that recent hardware developments offer. In our vision, we propose to raise the abstraction level to allow developers to primarily reason about their dataflow and the requirements that need to be met by the underlying system in a declarative fashion. Underneath, the system works with typed memory regions and uses the notion of ownership that allows for more flexible memory management across the different compute devices and the tasks mapped onto them. This requires a holistic approach that crosses multiple layers of the system stack, opening exciting systems research questions.

ACM Reference Format:

1 Introduction
With the ever-increasing demand for data, where the datasphere volume is expected to reach 175ZB by 2025 [50], we have reached the point where moving data is the dominating cost factor in data centers [34, 45]. Cloud providers race to serve the different requirements of modern workloads better but with pressure to achieve it in a more sustainable fashion [51]. To improve efficiency, data centers have evolved to more loosely coupled software-defined racks, where they disaggregate resources over fast network interconnects [52].

However, until recently, coherent memory remained tightly coupled, and servers had to be equipped with large memory capacities to serve peak workloads reliably. This overprovisioning is a considerable cost (50% of Azure’s servers [5] and 40% of Meta’s rack costs come from memory [40]) for a resource that could not be properly pooled. The average memory utilization reported by many cloud vendors remains low, typically in the range of 50-65% [38, 56]. Therefore, data centers could reduce costs by pooling different types of memory [9, 11, 21, 57] and compute devices [6, 13, 17–19, 30, 33, 47] by connecting them with fast networks [14, 45].

However, data and compute placement within these pools significantly impacts the overall system performance. For example, non-uniform memory accesses (NUMA) can slow down algorithms by up to $3\times$ [39]. Similarly, a naïve data placement in a heterogeneous storage landscape can reduce a database system’s performance by up to $3\times$ [59].

Moreover, today, optimal placement has become an issue even within single processors. For example, take the recently introduced Intel’s 4th Generation Intel® Xeon® Scalable Processors – codenamed Sapphire Rapids [7]. They have built-in encryption, compression, streaming, and high-bandwidth memory accelerators. Its most promising feature, however, is the adoption of Compute Express Links™ (CXL™) – an industry standard for cache-coherent interconnects for processors, memory expansion, and accelerators based on PCIe 5.0, which has been adopted by companies like Intel, AMD, ARM, Samsung, and NVIDIA, amongst others [9]. CXL enables us to first scale-up nodes by extending their compute and memory pools with ‘pluggable’ compute devices and DRAM/PMem expansion cards before we have to rely on more expensive ‘scale-outs’ to other compute nodes that
would require the implementation of more complex consistency protocols [38]. Furthermore, CXL-based compute devices can coherently access and cache host CPU memory, enabling new data and compute placement combinations but making optimal placement decisions much more complex, as Figure 1a shows.

We believe that in such a heterogeneous hardware landscape, existing programming models are not suitable anymore. Traditionally, a developer has to explicitly place data on a memory device and specify which accelerator performs the computation. In particular, this explicit data placement requires the developer to be aware of various memory types’ different properties, as shown in Table 1. For example, to optimize applications and data placement, developers must consider access latencies, their granularities (bytes or logical blocks), and how devices are physically attached. Otherwise, they will be unable to fully unlock the potential of these exciting, emerging hardware platforms. Unsurprisingly, this topic is being discussed in several recent proposals on how to write programs for scale-out cloud systems [20, 29, 61] and how to do memory-tiering at warehouse scale [22, 40].

Recent work suggested that we should switch away from CPU- or process-centric architectures to overcome the complexity of disaggregated systems and thus allow developers to primarily focus on their application logic [22, 23, 28, 53, 54, 60]. For example, by lifting the abstraction level, Vogel et al. proposed a new framework enabling developers to get declarative control over data movement in heterogeneous, disaggregated environments [58], while HetCache co-optimizes data placement by taking different memory, compute devices, and queries into account [43]..

In this paper, we ask ‘what should be the appropriate programming model for implementing various dataflow frameworks in the era of full resource disaggregation.’

### 2 Vision

This section presents our envisioned programming model and runtime system that would enable the writing of scalable code that leverages modern hardware with disaggregated compute and memory pools.

---

**Table 1: Memory device properties as seen from a CPU.**

<table>
<thead>
<tr>
<th>Name</th>
<th>Bw.</th>
<th>Lat.</th>
<th>Gran.</th>
<th>Attached</th>
<th>Sync</th>
<th>Persist.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cache</td>
<td>++</td>
<td>++</td>
<td>1 B</td>
<td>CPU</td>
<td>✓</td>
<td>x</td>
</tr>
<tr>
<td>HBM</td>
<td>++</td>
<td>+</td>
<td>64 B</td>
<td>CPU</td>
<td>✓</td>
<td>x</td>
</tr>
<tr>
<td>DRAM</td>
<td>+</td>
<td>+</td>
<td>64 B</td>
<td>CPU</td>
<td>✓</td>
<td>x</td>
</tr>
<tr>
<td>PMem</td>
<td>o</td>
<td>o</td>
<td>256 B</td>
<td>CPU</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>CXL-DRAM</td>
<td>o</td>
<td>o</td>
<td>64 B</td>
<td>PCIe</td>
<td>✓/x</td>
<td>✓/✓</td>
</tr>
<tr>
<td>Disagg. Mem.</td>
<td>o</td>
<td>x</td>
<td>?</td>
<td>NIC</td>
<td>✓</td>
<td>✓/✓</td>
</tr>
<tr>
<td>SSD</td>
<td>−</td>
<td>−</td>
<td>4 KiB</td>
<td>PCIe</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>HDD</td>
<td>--</td>
<td>--</td>
<td>4 KiB</td>
<td>SATA</td>
<td>X</td>
<td>✓</td>
</tr>
</tbody>
</table>

---

**Figure 2: Example dataflow system of a hospital. Jobs consist of tasks that form a directed acyclic graph. Properties can be attached to tasks and dataflows.**

#### 2.1 Foundations

Data-intensive applications like database systems [42], machine learning frameworks [3, 4], or large-scale data analytics platforms [1, 2] can often be generalized to dataflow systems. To introduce the concepts of our approach, therefore, we rely on their well-known architecture, where applications launch jobs that consist of tasks. Tasks represent computational units, and connecting arrows between tasks represent the dataflow and its direction. Connected tasks form a directed acyclic graph.

**Example.** Figure 2 shows an example of such a job (2a) consisting of 5 tasks (2b): A hospital might have a CCTV camera recording entering and leaving persons (T1) using GPU-accelerated face recognition connected to an employee and patient database (T2). This information is then used to track the working hours of the employees (T3), feed a public website displaying the utilization of the emergency ward (T4), and alert caregivers if a confused patient exits the hospital and does not reappear after a grace period (T5).

**Declarative programming.** As described in Section 1, recently introduced hardware platforms (such as Sapphire Rapids [7]) have built-in accelerators and support CXL1.1, allowing to scale-up one node with more accelerators and coherent memory expansion. From a programmer’s perspective, implementing and optimizing applications, such as the hospital’s dataflow, for modern hardware becomes increasingly complex and time-consuming. One viable option for developing high-performance dataflow applications is to introduce a new abstraction layer. This abstraction would hide the details of compute and memory devices during the application’s development and defer the compute and memory
placement decisions to runtime. Declarative programming concepts could allow developers to focus on the application logic (what) rather than how it is executed on a specific platform.

**Common patterns.** Today’s dataflow applications share common patterns and often have similar requirements. For example, processing sensitive user data (i.e., T₂) requires them to implement security standards, including data encryption. Jobs and tasks could be either streamed or processed in batches. Machine learning-related tasks benefit from hardware acceleration. Implementing such requirements for each dataflow system individually and optimizing it to run on disaggregated systems is time-consuming and error-prone.

**Properties for dataflow systems.** Instead, a programming model should enable developers to attach common properties to their dataflow applications at different granularities. In Figure 2c), each task has some properties: While the video feed’s confidentiality might depend on the country, the employee and patient database, and the tagged and cross-referenced persons are confidential. Furthermore, the video feed itself is not latency-sensitive, but since image recognition is computationally intensive, it requires low-latency memory (from the view of the GPU) to allow for real-time face recognition. The alerting task (T₃) has to store missing patients persistently, as a system crash would otherwise mean they might be forgotten. Furthermore, by attaching the property confidentiality to the tasks T₁–T₃ and T₅ in Figure 2, the application developer can indicate that the processed data is sensitive and must not be visible to other tasks or jobs. Another recurring pattern is the materialization of output data, as is the case for materialized views in database systems or the neural network’s weights after training, making it another good candidate for a property being attached in dataflow systems.

**Requesting properties.** Current disaggregated systems introduce various memory devices, each having different properties regarding latency, bandwidth, persistency, and others (cf. Table 1). Deploying dataflow systems that serve thousands of jobs in parallel on such complex hardware landscapes with multiple physical memory devices makes efficient memory management more challenging, especially when tasks are deployed on different compute devices and the performance-critical inter-task communication is being implemented via message-passing over shared memory [41]. Therefore, the physical memory devices should be made transparent to applications that instead request memory based on the required properties. For example, the application could specify whether the allocated memory should be persistent and what latencies or bandwidths are acceptable.

**Ownership.** Chunks of memory requested in such a way would then have a clear owner (i.e., a task, a job, or the whole application) allowing us to reason about the lifetime of chunks of memory and be aware of when we can re-assign it to new tasks. We could, thus, implement a reusable optimizer for various dataflow systems’ data placement.

**Summary.** Given the challenges listed above, we need a programming model that enables application developers to utilize modern, disaggregated hardware platforms more efficiently. Such a model ideally enables the developer to attach commonly seen properties to tasks and facilitates managing disaggregated memory declaratively, which makes not only the application development more efficient but also the applications themselves by automatically co-optimizing data placement and the overall resource utilization.

### 2.2 Mapping to Disaggregated Systems

While the envisioned programming model abstracts from specific memory devices and instead lets the application specify what properties the requested memory must have, we need a runtime system that maps logical requests to the physical hardware in the background.

**Memory devices.** As shown in Table 1, various devices are already contributing to the pool of disaggregated memory, with more being added in the future. Each device has different properties concerning latency, bandwidth, coherency, and persistency. The mapping from a task’s memory request and its declared properties must therefore be matched to the underlying hardware, which leads to three challenges:

1. The ’optimal’ memory device depends on the compute device executing the task and the type of memory accesses it performs (e.g., random vs. sequential, read- or write-intensive accesses, or access granularity). Figure 3 visualizes this problem: ’fast and local’ scratch memory might preferably be DRAM when the task runs on a CPU. For tasks running on a GPU, however, GDDR provides better latency and bandwidth, although with less capacity.

2. Tasks might share memory: The preceding task’s output could become the succeeding task’s input. If both tasks run on different compute devices, their shared memory must be addressable by both (e.g., via CXL.mem) or copied after the first task is done. Therefore, data placement depends not only on one task but also on the interaction of multiple tasks.
(3) Depending on how far memory is physically away, we want to expose different interfaces. In the case of near memory that provides low access latency, we would prefer synchronous loads/stores to reduce the task’s execution time. If memory is ‘far away’, we should switch to an asynchronous interface that fetches memory in the background. For example, accessing CXL-attached memory will result in high latency comparable to accessing DRAM on a different NUMA socket. Asynchronous accesses improve the accelerator’s utilization and overall throughput.

We propose three concepts to mitigate these problems:

(1) **Memory regions.** Since the properties of a device change depending on the task’s point of view (i.e., by which compute device it is executed), we use the concept of Memory Regions to abstract from physical devices. A Memory Region is a logical view on a physical device: It guarantees some set of properties specified by a task (e.g., low latency, persistence) relative to the executing compute device. At runtime, the system maps the Memory Region to a physical device satisfying its properties. Memory Regions are thus declared and identified by their properties, not by their location, unlike traditional approaches. We group properties that are often used together and name the resulting Memory Region to express commonly used abstractions in programming — Table 2 describes three frequently used Memory Regions and Figure 4 shows how our dataflow system uses them: All threads of a task have their Private Scratch and hold a reference to a Global State and Global Scratch. Memory regions for dataflow systems for a single device have already been used in the past. Broom [25], for example, introduces memory regions and ownership to track lifetimes and, therefore, to remove the garbage collector. We build on this approach by generalizing memory regions to multiple devices.

(2) **Memory ownership.** To facilitate inter-task communication, we introduce the concept of memory ownership: Each chunk of allocated memory is either

- *exclusively* owned by a task. This applies if it is just task-local scratch space or handed over to the next task after completion. Here, consistency guarantees and memory ordering can be relaxed.
- or it *shares* the ownership with other tasks that may run concurrently. This puts additional requirements on the Memory Region, i.e., being cache-coherent or having strict memory ordering.

Note that memory being owned exclusively by a task does not mean it can only ever be owned by one thread of execution. As Figure 4 shows, ownership can be transferred, i.e., a reference to the memory chunk can be passed to the next task (the “out” becomes the “new in”), which is similar to C++’s move semantics. This explicit ownership model enables us to always allocate the most suitable memory per thread of execution. In contrast, in a traditional disaggregated system, users must choose placement, which increases complexity, especially as more kinds of memory become available.

(3) **Access interfaces.** It is beneficial to address different Memory Regions by different access modes to improve resource utilization. When accessing global memory, we might benefit from an asynchronous model where we can interleave computation with memory accesses. Memory Regions, thus, should expose different interfaces to access data.

### 2.3 Programming Model

After introducing the abstractions of Memory Regions, ownership, and interfaces, we now switch back to the application level and discuss integrating these concepts into the motivating dataflow example.

**Runtime system.** To implement the envisioned programming model, we need a runtime system that is responsible for (1) determining at runtime which physical memory device best fits each task’s declared requirements, (2) allocating the Memory Regions that tasks have requested, (3) deallocating Memory Regions after the last owning task finishes, (4) and resource-aware task scheduling.

**Abstracting memory regions.** As discussed in the previous section and Table 2, dataflow systems share common memory usage and access patterns and have similar requirements. The following Memory Regions should be pre-defined by the programming model:

- **Private Scratch** is memory local to each thread of the task. Since it is not shared, it may have relaxed coherence guarantees. As demonstrated in Figure 4, each task’s thread has its own private scratch space \(P_{a} \ldots P_{1z}\), which is only accessible to that specific thread.

<table>
<thead>
<tr>
<th>Name</th>
<th>Properties</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>Global State</td>
<td>{coherent, sync}</td>
<td>Syncing tasks</td>
</tr>
<tr>
<td>Global Scratch</td>
<td>{coherent, async}</td>
<td>Data exchange</td>
</tr>
<tr>
<td>Private Scratch</td>
<td>{noncoherent, sync}</td>
<td>Thread-local data</td>
</tr>
</tbody>
</table>

Figure 2b

<table>
<thead>
<tr>
<th>Name</th>
<th>Properties</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>Global State</td>
<td>{coherent, sync}</td>
<td>Syncing tasks</td>
</tr>
<tr>
<td>Global Scratch</td>
<td>{coherent, async}</td>
<td>Data exchange</td>
</tr>
<tr>
<td>Private Scratch</td>
<td>{noncoherent, sync}</td>
<td>Thread-local data</td>
</tr>
</tbody>
</table>

Figure 4: Tasks and Typed Memory Regions.
Table 3: How applications may use memory regions.

<table>
<thead>
<tr>
<th>Application Type</th>
<th>Priv. Scratch</th>
<th>Glob. State</th>
<th>Glob. Scratch</th>
</tr>
</thead>
<tbody>
<tr>
<td>DBMS</td>
<td>operator state (hashtables, …)</td>
<td>synchronization (latches, …)</td>
<td>(temp) indexes, caches</td>
</tr>
<tr>
<td>ML/AI</td>
<td>model training state</td>
<td>metadata, worker state</td>
<td>input data, cached transf. data</td>
</tr>
<tr>
<td>HPC</td>
<td>node-local working mem.</td>
<td>job metadata, node states</td>
<td>object/blob storage</td>
</tr>
<tr>
<td>Streaming</td>
<td>cache/buffer (send, recv.)</td>
<td>cluster/worker state</td>
<td>result/data cache</td>
</tr>
</tbody>
</table>

Moving data. Data will be passed between tasks via Global Scratch memory or to the next task in the dataflow. For the second case, we need a concept of input and output as shown in Figure 4. The input consists of the data set the current task should operate on and is generated by the preceding task. The output is the data the task produces, i.e., the next task’s input. Input and output can be modeled as Memory Regions, which the active task owns. Thanks to our concept of memory ownership, the output memory of the preceding task can directly become the input memory of the next task if it is addressable by the compute devices of both tasks. The runtime system allocates input and output memory so that handover is just a memory ownership transfer, and physical data movement is minimized.

2.4 Mapping Application Types

Different application types can be easily mapped to our proposed architecture. We illustrate four types in Table 3 and describe two in more detail.

Database systems internally represent queries as relational operator trees where the output of one operator becomes the input of the following operator, which nicely maps onto dataflow systems. Each operator must keep track of its state in private scratch (e.g., a group hash table for aggregation operators) and synchronize with other concurrently running operators via latches in the global state. Furthermore, some operators can re-use (transient) results of earlier operators stored in the global scratch space (e.g., a hash join might re-use a hash index created by an aggregation operator).

AI/ML applications must first transform and preprocess the input data (e.g., parsing, sampling, and feature extraction) before training a model on accelerators. This can also be modeled as a dataflow system, as demonstrated by CacheW [26]. CacheW stores the transformed data in a cache (global scratch) and uses a dispatcher accessing worker states (global state) to assign tasks running on accelerators (private scratch).

3 Discussion

Our proposed memory-centric programming model radically changes how applications and developers interact with memory in the disaggregated cloud. They should no longer have to deal with the complexity of handling different memory devices, which is further complicated by emerging technologies like CXL. Instead, memory should be requested declaratively based on desired properties like latency or bandwidth.

The way forward. Our programming model requires a runtime system (RTS) that should abstract away hardware-specific details of memory accesses and does the bookkeeping regarding ownership and the lifetime of regions. Furthermore, the RTS needs to make the deployment decisions on mapping tasks and memory onto the disaggregated resources. To make this come true, we need to address several challenges for which we begin the discussion in this section:

1. Who oversees the management and utilization of the disaggregated resources?
2. How do we make optimal deployment decisions?
3. How to enforce deployment policies at runtime?
4. Where should the RTS/control plane be placed?
5. What support from the underlying system stack is needed on the critical data path?
6. How can we make our concept of memory regions easy to use in general-purpose programming languages?
7. How can we combine declarative and imperative principles in one programming model?
8. What are the potential limitations of our approach?

Implementing the programming model and the runtime system is a non-trivial endeavor that calls for a holistic approach, crossing multiple layers of the systems stack. In the following paragraphs, we discuss how we can address these challenges and use prior work from the systems, compiler, and database communities to set the stage for our proposal.

Challenges 1-3: What is required from the RTS? Our RTS needs to manage memory resources—typed with different properties (cf. Figure 2)—of multiple machines or even cluster wide. Jobs and tasks request memory regions from the RTS that it then maps to physical memory (cf. Figure 3).
The allocation of memory regions goes beyond the capabilities of already known single-host memory management [46] and existing distributed managed runtimes [2]. With multiple, coherently accessible memory tiers, the RTS must manage memory regions based on pages or objects and their placement. Both approaches are actively researched by the systems community and have different implications on performance and scalability [48, 62]. To optimize the placement of memory regions, we can build on recent work that used pointer tagging to track the hotness of pages or objects and to implement removable pointers that either point to objects in local or in remote memory (pointer swizzling) [37, 40, 48, 62].

Our RTS must also schedule and map tasks to different types of devices using cost models that consider topology and access paths [49] to optimize for concurrently running jobs. Therefore, it must predict the resource utilization of memory and compute devices. Scheduling also requires reusing results to avoid unnecessary copying [60] and lowering to different types of hardware. Successfully, such cost models for optimization and lowering tasks to multiple devices are already well-known in the database and compiler communities [24, 35, 54]. Furthermore, new approaches using MLIR, such as LingoDB [31], have shown that it is feasible to provide the compiler with various statistics to make cost-based transformations and data and task placement decisions.

**Challenges 4-5: What layer supports the RTS memory deployment?** The RTS provides memory regions, but without some levels of abstraction, the complexity of handling disaggregated memory is just moved to the application. In our vision, the core responsibility of the operating system (OS) is mapping RTS-requested memory into the address space of our proposed tasks. The *processor-centric* design could lead to host congestion [10] and become a bottleneck in the future and the concept of memory ownership of today’s OSes are not suitable anymore [53] because ownership is now globally managed by the RTS [23]. Thus, in the disaggregated cloud, OSes should be built *memory-centric*, like our tasks and jobs. Of course, this is a simplification of OS memory management, leaving out many aspects (e.g., the memory the OS requires for managing devices). We are not the first to propose such a shift in OS design and can rely on previous research [23, 53].

**Challenges 6-7: How to get the developer on board and ease adoption?** Until now, there is no consensus on handling the ownership and lifetime of memory objects and streams across different devices, and popular AI/ML frameworks handle them differently [8]. Furthermore, developers should not face the complexity of modern memory technology [61] and instead should request memory declaratively. This declarative approach is a paradigm shift for many programming languages (PL), where memory is managed manually or by a language runtime [46]. Consequently, the PL should either (1) allow programmers to provide different versions of code targeting different memory types or (2) provide a central compilation service that JIT compiles the programmer’s declarative description of memory accesses. The latter—a mixture of declarative and imperative code—is actively researched [44, 55] and could be adapted for our approach.

**Challenge 8: What are the potential limitations?** Raising the abstraction level leads to new questions our approach does not yet solve: (1) How can we debug, profile, and optimize dataflow applications with multiple abstraction layers for performance when the runtime system hides performance-relevant details? Fortunately, the systems community has already shown that—despite intricacies and difficulties—debugging [32] and profiling [16] across multiple abstraction layers is possible. (2) Legacy applications might not adopt a new programming model requiring significant source code modifications. A similar approach has been recently proposed by the Mojo programming language, which is a superset of Python and uses declarative programming to enable hardware acceleration with GPUs and FPGAs for AI and ML workloads. (3) How to mitigate faults and report them to the user? Network errors, corrupted memory, and planned and unplanned node faults such as kernel updates or power outages are common in data centers having thousands of interconnected compute and memory devices. If not handled properly, failures may lead to data loss and force applications to stop and restart. Therefore, our programming model and its runtime system must implement suitable mechanisms that guarantee fault tolerance and are comput- and storage-efficient. Several ideas have been recently discussed by the systems community, including replication-based approaches [12, 27, 53] and the striping of memory pages across multiple memory nodes [36]. The runtime system could also implement a combination of erasure-coding, one-sided remote memory accesses and compaction, and off-loadable parity calculations, as it is used by Caribink, a state-of-the-art approach for fault-tolerant far memory [62].

**Conclusion.** With our envisioned programming model, application developers can fully utilize emerging new hardware more easily without being concerned about the specifics of the underlying hardware or the complexity of memory coherency models. Building a distributed RTS is a complex task requiring support from the systems, compiler, and language community (cf. Legion [15]). However, the advantages of our proposal in terms of complexity reduction, resource utilization, and flexibility will make this effort worthwhile.

**Acknowledgments**

We thank the anonymous reviewers for their valuable feedback. This work was funded by the German Research Foundation (DFG) within the SPP2037 under grant no. Ke 401/22-2.
Programming Fully Disaggregated Systems

References


[38] Huacheng Li, Daniel S Berger, Stanko Novakovic, Lisa Hsu, Dan Ernst, Derek Gordon Murray, Frank McSherry, Rebecca Isaacs, Michael Isard, Andrew Putnam, Adrian M. Caulfield, Eric S. Chung, Derek Chiou, Thomas Neumann and Michael J. Freitag. 2020. Umbra: A Disk-Based System with In-Memory Performance. In CIDR.


