

x86 Intrinsics Cheat Sheet

Jan Finis
finis@in.tum.de

Bit Operations

Boolean Logic

Bool XOR	Bool AND	Bool NOT AND	Bool OR
<code>__asm__ volatile ("xor %1, %0; setnz %2, %0;")</code>	<code>__asm__ volatile ("and %1, %0; setz %2, %0;")</code>	<code>__asm__ volatile ("andnot %1, %0; setno %2, %0;")</code>	<code>__asm__ volatile ("or %1, %0; seto %2, %0;")</code>

Selective Bit Moving

Bit Scatter (Deposit)	Bit Gather (Extract)	Movemask	Extract Bits
<code>__asm__ volatile ("pdep %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("pext %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("movemask %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("bextr %1, %0, %2, %3; setnc %4, %0;")</code>

Bit Masking

Zero High Bits	Reset Lowest 1-Bit	Mask Up To Lowest 1-Bit	Find Lowest 1-Bit
<code>__asm__ volatile ("bzhil %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("blsr %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("bmskl %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("blsr %1, %0; setnc %2, %0;")</code>

Bit Shifting & Rotation

Arithmetic Shift Right	Logic Shift Left/Right	Rotate Left/Right
<code>__asm__ volatile ("sar %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("shl %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("rol %1, %0; setnc %2, %0;")</code>

Variable Arithmetic Shift

Variable Arithmetic Shift	Variable Logic Shift	Bit Scan Forward/Reverse
<code>__asm__ volatile ("shrd %1, %0, %2; setnc %3, %0;")</code>	<code>__asm__ volatile ("shll %1, %0, %2; setnc %3, %0;")</code>	<code>__asm__ volatile ("bsf %1, %0; setnc %2, %0;")</code>

Bit Counting

Count 1-Bits (Popcount)	Count Leading Zeros	Count Trailing Zeros
<code>__asm__ volatile ("popcnt %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("lzcnt %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("tzcnt %1, %0; setnc %2, %0;")</code>

Conversions

Packed Conversions

Convert Float 16bit to 32bit	Pack with Saturation	Sign Extend	Zero Extend
<code>__asm__ volatile ("cvtsd2ss %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("packsswb %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("movsxd %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("movzbl %1, %0; setnc %2, %0;")</code>

Single Element Conversion

Single Conversion to Float with Fill	Single Float to Int Conversion	Single Int to Int Conversion	Single SSE Float to Normal Float Conversion
<code>__asm__ volatile ("cvtss2sd %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("cvtss2si %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("cvtss2si %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("cvtss2sd %1, %0; setnc %2, %0;")</code>

Reinterpret Casts

128bit Cast	Round up (ceiling)	128/256bit Cast	Round down (floor)	Round	256bit Cast
<code>__asm__ volatile ("movq %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("cvtss2si %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("movq %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("cvtss2si %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("round %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("movq %1, %0; setnc %2, %0;")</code>

Register I/O

Load

Set Reversed	Set	Insert	Replicate
<code>__asm__ volatile ("setr %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("set %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("insb %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("repq %1, %0; setnc %2, %0;")</code>

Aligned Load

Stream Load	Load Aligned	Load Reversed	Mask Load
<code>__asm__ volatile ("stream_load %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("load %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("loadr %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("maskload %1, %0; setnc %2, %0;")</code>

Unaligned Load

Fast Load Unaligned	Load High/Low	Broadcast Load	Broadcast Store	Gather	Mask Gather
<code>__asm__ volatile ("ldqu %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("loadh %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("loadb %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("storeb %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("gather %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("maskgather %1, %0; setnc %2, %0;")</code>

Store

Aligned Store	Aligned Reverse Store	Aligned Store	Broadcast Store	Masked Store	Extract
<code>__asm__ volatile ("store %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("storel %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("storeh %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("storeb %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("maskstore %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("extract %1, %0; setnc %2, %0;")</code>

Unaligned Store

Unaligned Store	Store High	Single Element Store	Masked Store	128bit Pseudo Scatter	256bit Extract
<code>__asm__ volatile ("storeu %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("storeh %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("storel %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("maskstore %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("scatter %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("extract %1, %0; setnc %2, %0;")</code>

Specials

AES KeyGen Assist	AES Inverse Mix Columns	AES Encrypt	AES Decrypt	Cyclic Redundancy Check (CRC32)
<code>__asm__ volatile ("aeskeygenassist %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("aesimc %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("aesenc %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("aesdec %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("crc32 %1, %0; setnc %2, %0;")</code>

Miscellaneous

Pause	Monitor Memory	Monitor Wait	Get MXCSR Register	Abort Transaction	Begin Transaction
<code>__asm__ volatile ("pause; setnc %1, %0;")</code>	<code>__asm__ volatile ("monitor %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("mwait %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("getcsr %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("abort %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("begin %1, %0; setnc %2, %0;")</code>

Overview

This cheat sheet displays most x86 intrinsics supported by Intel processors. The following intrinsics were omitted:
• `AVX512` intrinsics are not available for some architectures and would require the use of the `AVX512` instruction set.
• `AVX512` intrinsics are not available for some architectures and would require the use of the `AVX512` instruction set.
• `AVX512` intrinsics are not available for some architectures and would require the use of the `AVX512` instruction set.

Instruction Sets

Instruction Set	AVX	AVX2	AVX512	Description
AVX	Y			AVX Base Instructions
AVX2	Y	Y		AVX-256 Base Instructions
AVX512			Y	AVX-512 Base Instructions

Byte Manipulation

Mix Registers	Move Element with Fill	Move High/Low	256bit Insert	Concatenate and Byte Shift (Align)	32-bit Int Shuffle	High/Low 16bit Shuffle	Byte Shuffle
<code>__asm__ volatile ("movq %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("movb %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("movhl %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("insertq %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("alignr %1, %0, %2, %3; setnc %4, %0;")</code>	<code>__asm__ volatile ("shufps %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("shufpd %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("shufb %1, %0; setnc %2, %0;")</code>

Byte Shuffling

32-bit Int Shuffle	High/Low 16bit Shuffle	Byte Shuffle	128-bit Dual Register Shuffle	Blend	Dual Register Shuffle	Float Shuffle	4x64bit Shuffle	8x32bit Shuffle
<code>__asm__ volatile ("shufps %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("shufpd %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("shufb %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("shufps %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("blend %1, %0, %2, %3; setnc %4, %0;")</code>	<code>__asm__ volatile ("shufps %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("shufps %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("shufps %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("shufps %1, %0; setnc %2, %0;")</code>

Byte Zeroing

Zero Register	Zero All Registers	Zero High	Zero High All Registers	32-bit Broadcast High/Low	64-bit Broadcast	Byte Movement	Byteshift left/right
<code>__asm__ volatile ("xor %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("xor %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("xor %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("xor %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("movzbq %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("movdqb %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("movsbl %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("shll %1, %0; setnc %2, %0;")</code>

Byte Zeroing

Zero Register	Zero All Registers	Zero High	Zero High All Registers	32-bit Broadcast High/Low	64-bit Broadcast	Byte Movement	Byteshift left/right
<code>__asm__ volatile ("xor %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("xor %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("xor %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("xor %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("movzbq %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("movdqb %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("movsbl %1, %0; setnc %2, %0;")</code>	<code>__asm__ volatile ("shll %1, %0; setnc %2, %0;")</code>

Introduction

Version 2.1f
The following data types are used in the signatures of the intrinsics. Note that most types depend on the used type suffix and only one example is shown in the signature.
• `int`: Signed 32-bit integer (int32_t)
• `uint`: Unsigned 32-bit integer (uint32_t)
• `float`: Single precision floating point number (float)
• `double`: Double precision floating point number (double)
• `long double`: Long double precision floating point number (long double)
• `__m128`: Single precision floating point vector (128-bit)
• `__m128d`: Double precision floating point vector (128-bit)
• `__m256`: Single precision floating point vector (256-bit)
• `__m256d`: Double precision floating point vector (256-bit)
• `__m512`: Single precision floating point vector (512-bit)
• `__m512d`: Double precision floating point vector (512-bit)

Data Type Suffixes

Suffix	Type	Description
<code>_mm</code>	<code>__m128</code>	Packed half float (64-bit float)
<code>_mm256</code>	<code>__m256</code>	Packed single float (128-bit float)
<code>_mm512</code>	<code>__m512</code>	Packed single float (256-bit float)
<code>_ps</code>	<code>__m128</code>	Packed half float (64-bit float)
<code>_ps256</code>	<code>__m256</code>	Packed single float (128-bit float)
<code>_ps512</code>	<code>__m512</code>	Packed single float (256-bit float)
<code>_pd</code>	<code>__m128d</code>	Packed double float (128-bit double)
<code>_pd256</code>	<code>__m256d</code>	Packed double float (256-bit double)
<code>_pd512</code>	<code>__m512d</code>	Packed double float (512-bit double)
<code>_q</code>	<code>__m128i</code>	Single X bit integer (int128_t)
<code>_q256</code>	<code>__m256i</code>	Single X bit integer (int256_t)
<code>_q512</code>	<code>__m512i</code>	Single X bit integer (int512_t)
<code>_d</code>	<code>__m128d</code>	Double X bit integer (int128_t)
<code>_d256</code>	<code>__m256d</code>	Double X bit integer (int256_t)
<code>_d512</code>	<code>__m512d</code>	Double X bit integer (int512_t)
<code>_s</code>	<code>__m128</code>	Single X bit integer (int32_t)
<code>_s256</code>	<code>__m256</code>	Single X bit integer (int32_t)
<code>_s512</code>	<code>__m512</code>	Single X bit integer (int32_t)
<code>_ss</code>	<code>__m128</code>	Single X bit integer (int32_t)
<code>_ss256</code>	<code>__m256</code>	Single X bit integer (int32_t)
<code>_ss512</code>	<code>__m512</code>	Single X bit integer (int32_t)
<code>_sd</code>	<code>__m128d</code>	Double X bit integer (int32_t)
<code>_sd256</code>	<code>__m256d</code>	Double X bit integer (int32_t)
<code>_sd512</code>	<code>__m512d</code>	Double X bit integer (int32_t)
<code>_sq</code>	<code>__m128i</code>	Single X bit integer (int32_t)
<code>_sq256</code>	<code>__m256i</code>	Single X bit integer (int32_t)
<code>_sq512</code>	<code>__m512i</code>	Single X bit integer (int32_t)
<code>_qd</code>	<code>__m128d</code>	Double X bit integer (int32_t)
<code>_qd256</code>	<code>__m256d</code>	Double X bit integer (int32_t)
<code>_qd512</code>	<code>__m512d</code>	Double X bit integer (int32_t)
<code>_qdq</code>	<code>__m128i</code>	Single X bit integer (int32_t)
<code>_qdq256</code>	<code>__m256i</code>	Single X bit integer (int32_t)
<code>_qdq512</code>	<code>__m512i</code>	Single X bit integer (int32_t)
<code>_dq</code>	<code>__m128d</code>	Double X bit integer (int32_t)
<code>_dq256</code>	<code>__m256d</code>	Double X bit integer (int32_t)
<code>_dq512</code>	<code>__m512d</code>	Double X bit integer (int32_t)
<code>_dqdq</code>	<code>__m128i</code>	Single X bit integer (int32_t)
<code>_dqdq256</code>	<code>__m256i</code>	Single X bit integer (int32_t)
<code>_dqdq512</code>	<code>__m512i</code>	Single X bit integer (int32_t)
<code>_dqdqdq</code>	<code>__m128i</code>	Single X bit integer (int32_t)
<code>_dqdqdq256</code>	<code>__m256i</code>	Single X bit integer (int32_t)
<code>_dqdqdq512</code>	<code>__m512i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdq</code>	<code>__m128i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdq256</code>	<code>__m256i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdq512</code>	<code>__m512i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdq</code>	<code>__m128i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdq256</code>	<code>__m256i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdq512</code>	<code>__m512i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdq</code>	<code>__m128i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdq256</code>	<code>__m256i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdq512</code>	<code>__m512i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdq</code>	<code>__m128i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdq256</code>	<code>__m256i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdq512</code>	<code>__m512i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdq</code>	<code>__m128i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdq256</code>	<code>__m256i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdq512</code>	<code>__m512i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdq</code>	<code>__m128i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdq256</code>	<code>__m256i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdq512</code>	<code>__m512i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdq</code>	<code>__m128i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdq256</code>	<code>__m256i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdq512</code>	<code>__m512i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdq</code>	<code>__m128i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdq256</code>	<code>__m256i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdq512</code>	<code>__m512i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdq</code>	<code>__m128i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdq256</code>	<code>__m256i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdq512</code>	<code>__m512i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdqdq</code>	<code>__m128i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdqdq256</code>	<code>__m256i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdqdq512</code>	<code>__m512i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdqdqdq</code>	<code>__m128i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdqdqdq256</code>	<code>__m256i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdqdqdq512</code>	<code>__m512i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdqdqdqdq</code>	<code>__m128i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdqdqdqdq256</code>	<code>__m256i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdqdqdqdq512</code>	<code>__m512i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdq</code>	<code>__m128i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdq256</code>	<code>__m256i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdq512</code>	<code>__m512i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdq</code>	<code>__m128i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdq256</code>	<code>__m256i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdq512</code>	<code>__m512i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdq</code>	<code>__m128i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdq256</code>	<code>__m256i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdq512</code>	<code>__m512i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdq</code>	<code>__m128i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdq256</code>	<code>__m256i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdqdq512</code>	<code>__m512i</code>	Single X bit integer (int32_t)
<code>_dq</code>	<code>__m128i</code>	Single X bit integer (int32_t)
<code>_dq256</code>	<code>__m256i</code>	Single X bit integer (int32_t)
<code>_dq512</code>	<code>__m512i</code>	Single X bit integer (int32_t)
<code>_dq</code>	<code>__m128i</code>	Single X bit integer (int32_t)
<code>_dq256</code>	<code>__m256i</code>	Single X bit integer (int32_t)
<code>_dq512</code>	<code>__m512i</code>	Single X bit integer (int32_t)
<code>_dqdqdqdqdqdqdqdq</code>		