


# Make the Most out of Your SIMD Investments: Counter Control Flow Divergence in Compiled Query Pipelines

Harald Lang, Andreas Kipf, Linnea Passing,  
Peter Boncz, Thomas Neumann, Alfons Kemper


DaMoN'18, June 11, 2018, Houston, TX, USA



# Motivation



# Motivation




```

// Tuple at a time
for each tuple in R
  if tuple satisfies  $p$ 
    if join partner found
      ... // subsequent operator
    end
  end
end
end

```

# Motivation



```

// Tuple at a time
for each tuple in R
  if tuple satisfies  $p$ 
    if join partner found
      ... // subsequent operator
    end
  end
end
end

```

Vectorization


```

// (SIMD) Vector at a time
for each vector in R
  if at least one vector-element satisfies  $p$ 
    if at least one vector-element
      has a join partner
      ... // code of subsequent operator
    end
  end
end
end
end


```

# Motivation (cont'd)

Control-flow graph:



SIMD lane utilization:



# Contributions

- 1) **Algorithms** for AVX-512 SIMD to „**refill**“ the gaps.
- 2) **Strategies** for integration with compiled query pipelines.



## **Algorithms** to refill idle SIMD lanes

# Refill Algorithms for idle SIMD Lanes

- Basic building blocks to counter underutilization
  - enabled by AVX-512 instruction set
  - possible with pre-AVX-512 architectures, but not efficient
- **Copy new elements to idle SIMD lanes**
  - at random positions
  - without altering/modifying active lanes.





# Refill from Memory



memory




# Refill from Memory




memory




# Refill from Memory




# Refill from Memory





# Refill from Memory



# Refill from Memory




# Refill from Memory



memory



# Refill from Memory






# Refill Algorithms for idle SIMD Lanes


- Many different flavors, e.g.
  - copy from **memory to vector registers** (as shown)
  - copy **between vector registers** (more involved)
- **Implementations details**
  - in the paper
  - on GitHub: [https://github.com/harald-lang/simd\\_divergence](https://github.com/harald-lang/simd_divergence)
  - in today's **poster session**: 3:30 pm – 4 pm

**Strategies** for integrating refills  
with compiled query pipelines.


# 1st Strategy: Refill from pipeline source




# 1st Strategy: Refill from pipeline source



# 1st Strategy: Refill from pipeline source




# 1st Strategy: Refill from pipeline source



➔ Active elements remain in vector registers.

# 1st Strategy: Refill from pipeline source



➔ Active elements remain in vector registers.

➔ Lanes must be **protected** from being modified.


# 1st Strategy: Refill from pipeline source

underutilization

Pipeline stage:



SIMD lanes:






# 1st Strategy: Refill from pipeline source

Control flow returns to table scan

Pipeline stage:



SIMD lanes:






# 1st Strategy: Refill from pipeline source


- **Lane protection** requires just a bit of bookkeeping
- **Drawback:** Inherently **causes underutilization** between the source and the operator that bailed out.
  - more costly, the longer the pipeline is
- Should only be used „close“ to the pipeline source.

## Partial Consume Strategy


## 2nd Strategy: Refill from buffer




## 2nd Strategy: Refill from buffer



## 2nd Strategy: Refill from buffer




# 2nd Strategy: Refill from buffer



➔ All SIMD lanes are empty when the control flow returns

## Consume Everything Strategy

# 2nd Strategy: Refill from buffer






# Mixed Strategy

- Both strategies can be applied within the same pipeline (**Mixed** strategy)
  - **Partial Consume** with lane protection should be used in operators **close to the pipeline source**,
  - **Consume Everything** with buffering, otherwise.

# Evaluation – (approx.) point-polygon join

- **Polygons:** NYC boroughs, neighborhoods, census blocks, and manhattan (combines census blocks and neighborhood polys)
- **Points:** Random (uniformly distributed within the bounding box)
- **Hardware:**
  - Intel Knights Landing (Phi 7210)
  - Intel Skylake-X (i9-7900X)



## Evaluation – (cont'd)

Workload: Manhattan polygons, 15 meter precision

<b>System</b>	<b>Performance Baseline (AVX-512)</b>
Knights Landing Phi 7210	<b>3559 Mtps</b>
Skylake-X i9-7900X	<b>910 Mtps</b>


## Evaluation – (cont'd)


Workload: Manhattan polygons, 15 meter precision

<b>System</b>	<b>Performance Baseline (AVX-512)</b>	<b>Improvement</b>
Knights Landing Phi 7210	<b>3559 Mtps</b>	<b>+ 20 %</b>
Skylake-X i9-7900X	<b>910 Mtps</b>	<b>+ 35 %</b>

# Conclusions

- Control flow divergence wastes precious CPU resources
- Refilling empty SIMD lanes is important (and efficient since AVX-512)
- Integrates well with compiled query pipelines

 use **Partial Consume with lane protection** in the very first operators (close to the pipeline source)

 and apply **Consume Everything with buffering** otherwise. In particular, when traversing irregular pointer based data structures.

# Thank You!

---

## Q & A